

FIG.1




FIG. 2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8

		`
NO. OF INSTRUCTIONS=6	OUTPUT TARGET=MS0	
MUX_I(H0)	Sh0	
Ah0	Nh0	
MUX_I(A0)	Sa0	
Aa0	Na0	
MUX_I(V0)	Sv0	
Av0	Nv0	≻ IST#0
MUX_I(H1)	Sh0	
Ah1	Nh1	1
MUX_I(A1)	Sa0	
Aa0	Na1	
MUX_I(V1)	Sv0	
Av1	Nv1]
NO. OF INSTRUCTIONS=6	OUTPUT TARGET=MS1	
MUX_I(H2)	Sh1	
Ah2	Nh2	1 1
MUX_I(A2) Sa1	
Aa0	Na2	1
MUX_I(V2) Sv1	
Av2	Nv2	IST#1
MUX_I(H3		
Ah3	Nh3	1 1
MUX_I(A3	Sa1	
Aa3	Na3	4
MUX_I(V3	3) Sv1	
Av3	Nv3	

ORDER OF EXECUTION

FIG.9




FIG.10




FIG.11




FIG.12




FIG.13




FIG.14




FIG.15




FIG.16




FIG. 17




FIG.18




FIG.19




FIG.20





FIG.21






FIG.23




FIG.24




FIG.25